

**AMENDMENTS TO THE DRAWINGS**

The attached sheet of drawings includes changes to FIG. 13. This sheet, which includes FIG. 13, replaces the original sheet including FIG. 13. In FIG 13, the reference number 152 has been deleted.

Attachment: Replacement Sheet  
Annotated Sheet Showing Changes

**REMARKS**

Applicant respectfully requests reconsideration and allowance of the subject application. Claims 1-6 and 14-18 are cancelled. Claim 19 is amended. Claims 22-33 are added. Claims 7-13 and 19-33 are pending.

**Objections**

The Office objected to the title of the invention as not descriptive. The Applicant has amended the title. Therefore, withdrawal of the objection is respectfully requested.

The Office objected to the specification. The Applicant has amended the specification. Therefore, withdrawal of the objection is respectfully requested.

The Office objected to the drawings, and in particular FIG. 13. A replacement FIG. 13 is included along with an annotated version showing changes made to FIG. 13 to remove reference number "152" as requested by the Office. Therefore, withdrawal of the objection is respectfully requested.

The Office objected to claims 3 and 6. The Applicant has cancelled claims 3 and 6, thereby obviating the objection.

**35 U.S.C. §102**

Claims 1-6 are rejected under 35 U.S.C. §102 as being anticipated by Liu et. al, (U.S. 2003/0081070), hereinafter, "Liu"). The Applicant has cancelled claims 1-6, thereby obviating the rejection.

1        **35 U.S.C. §102**

2        Claims 7, 9-13 are rejected under 35 U.S.C. §102 as being anticipated by  
3        U.S. Patent No. 6,200,862 to Gardner et al. (hereinafter, "Gardiner"). Applicant  
4        respectfully traverses the rejection.

5        **Claim 7** is directed to "depositing a layer of oxide proximate a first surface  
6        of a semiconductor substrate", "forming a gate oxide layer on the first surface,  
7        adjacent to the deposited oxide layer", "forming a pair of active areas in the first  
8        surface, adjacent the deposited oxide layer and gate oxide layer", "forming a gate  
9        electrode by depositing a conductive layer over the gate oxide layer", "depositing  
10       a dielectric layer over the gate electrode, active areas, and deposited oxide layer",  
11       and "forming electrical contacts to the pair of active areas and the gate electrode".  
12       Gardner does not disclose these aspects.

13       Gardner is directed to a mask for asymmetrical transistor formation with  
14       paired transistors. Gardiner discloses the first step for producing the transistor as  
15       follows:

16               Substrate 10 has already had formed therein, e.g., by ion  
17               implantation, a channel region 14, a punch-through region,  
18               and a well region. (Only the channel region 14 is illustrated.)  
19               The substrate can be doped with arsenic or phosphorous ions  
                 to form an n-doped channel regions (or n-channel regions).  
                 The substrate can be doped with boron ions to form a p-doped  
                 channel (or p-channel) regions. *Gardiner, Col. 3, Lines 24-31.*

20       Gardner then discloses that "[a]fter formation of doped regions in the substrate  
21       10, a gate dielectric layer 22, of 10-30 ANG. is formed by oxide growth, plasma  
22       deposition, or low pressure chemical vapor deposition." *Gardiner, Col 3, Lines*  
23       *52-55.* Gardiner then discloses a patterning of layer 30 for ion bombardment to  
24       form a resulting device having asymmetric source/drain regions. *See Gardiner,*  
25

1 Col. 4, Lines 14-36. Gardiner then discloses formation of a dielectric layer as  
2 follows:

3 The photoresist regions 30 are removed and a dielectric layer  
4 40, typically silicon oxide is formed and planarized. Vias are  
5 formed in the dielectric layer 40 exposing the surfaces of the  
6 substrate source/drain regions 28<sup>1</sup>, 34 and the surfaces of the  
7 gate electrode of gate structure 20. *Gardiner, Col 4, Lines 40-44.*

8 Thus, Gardiner discloses the formation of the dielectric layer 40, but is silent to the  
9 aspect of “depositing a layer of oxide proximate a first surface of a semiconductor  
10 substrate” as claimed in Claim 7.

11 Nowhere in Gardiner is there discussion, teaching or suggestion for  
12 deposition of the oxide as claimed in claim 7. The Office asserted column 4, lines  
13 24-31 of Gardiner for support of depositing a layer of oxide 40 proximate a first  
14 surface of a semiconductor substrate. As shown in the portion excepted above,  
15 Gardiner refers to a “[s]ubstrate 10 that has already had formed therein, e.g., by  
16 ion implantation, a channel region 13, a punch-through region, and a well region.”  
17 *Gardiner, Col. 3, Lines 24-27.* This is simply a general statement regarding the  
18 substrate, and does not disclose, teach or suggestion deposition of the oxide as  
19 claimed in claim 7.

20 For these reasons, claim 7 is allowable over Gardiner. Applicant  
21 respectfully requests that the §102 rejection of claim 7 be withdrawn.

22 **Claims 8-13** depend from claim 7 and are allowable by virtue of this  
23 dependency.  
24  
25

1                   35 U.S.C. §102

2                   Claims 19-21 are rejected under 35 U.S.C. §102 as being anticipated by  
3                   U.S. Patent No. 6,485,132 to Hiroki et al. (hereinafter, "Hiroki"). Applicant  
4                   respectfully traverses the rejection.

5                   **Claim 19**, as amended, is directed to "depositing a current prevention layer  
6                   proximate a first surface of a semiconductor substrate" and "forming first and  
7                   second field effect transistors (FETs) on the substrate having the current  
8                   prevention layer, wherein each said FET includes a gate electrode with associated  
9                   active areas formed in the first surface of the semiconductor substrate, wherein the  
10                  current prevention layer includes a region that minimizes current flow between the  
11                  active areas of the first FET with respect to the active areas of the second FET."  
12                  Hiroki does not disclose these aspects.

13                  Hiroki is directed to a liquid discharge head, recording apparatus and  
14                  method for manufacturing liquid discharge heads. The Office asserts "current  
15                  prevention layer 416 (i.e. a silicon oxide layer) on the first surface in between the  
16                  first (i.e. 406 of 450) and second (i.e. 405 of 451) active areas." The interlayer  
17                  insulation layer 416 of Hiroki, however, is installed "[a]fter each of the elements is  
18                  formed". *Hiroki, Col. 9, Line 20*. Claim 19 as amended recites "forming first and  
19                  second field effect transistors (FETs) *on the substrate having the current*  
20                  *prevention layer*" (emphasis added). Claim 19 as amended then recites that "first  
21                  and second field effect transistors (FETs) ... [are] formed in the first surface of the  
22                  semiconductor substrate having the deposited current prevention layer".

23                  For these reasons, claim 19 is allowable over Hiroki. Applicant  
24                  respectfully requests that the §102 rejection of claim 19 be withdrawn.  
25

1           **Claims 20-21** depend from claim 19 and are allowable by virtue of this  
2 dependency.

3  
4           **35 U.S.C. §103**

5           Claims 14-18 are rejected under 35 U.S.C. §103 as being unpatentable over  
6 Liu in view Hiroki. Applicant has cancelled claims 14-18, thereby obviating the  
7 rejection.

8  
9           **New Claims**

10          The Applicant has submitted new claims 22-33. Each of the newly added  
11 claims is supported by the specification and drawings as filed.

12          **Claim 22** is an independent claim that recites “depositing a layer of oxide  
13 proximate a first surface of a semiconductor substrate”, “exposing a portion of the  
14 first surface of the semiconductor substrate”, and “forming a field effect transistor  
15 (FET) on the exposed portion of the first surface of the substrate having the  
16 deposited oxide layer, wherein the FET includes a gate electrode with associated  
17 active areas formed in the first surface of the semiconductor substrate”. Claim 22  
18 is supported throughout the specification and drawings as filed, such as in FIGS.  
19 1-6a and the accompanying discussion. None of the submitted references, either  
20 alone or in combination, teach depositing, exposing and forming as claimed.  
21 Therefore, claim 22 is allowable over the submitted references.

22          **Claim 23** depends from claim 22 and is allowable by virtue of this  
23 dependency.

24          **Claim 24** is an independent claim that recites “depositing a layer of oxide  
25 proximate a first surface of a semiconductor substrate”, “exposing a portion of the

1 first surface of the semiconductor substrate”, “forming a gate oxide layer on the  
2 exposed portion of the first surface, adjacent to the deposited oxide layer”,  
3 “forming a pair of active areas in the exposed portion of the first surface, adjacent  
4 the deposited oxide layer and gate oxide layer”, “forming a gate electrode by  
5 depositing a conductive layer over the gate oxide layer”, “depositing a dielectric  
6 layer over the gate electrode, active areas, and deposited oxide layer”, and  
7 “forming electrical contacts to the pair of active areas and the gate electrode.”

8 Claim 24 is supported throughout the specification and drawings as filed, such as  
9 in FIGS. 1-6a and the accompanying discussion. None of the submitted  
10 references, either alone or in combination, teach depositing and exposing as  
11 claimed. Therefore, claim 24 is allowable over the submitted references.

12 **Claims 25–31** depend from claim 24 and are allowable by virtue of this  
13 dependency.

14 **Claims 32 and 33** depend from independent claims 7 and 19 respectively,  
15 and are allowable by virtue of the respective dependencies.


### 16 17 **Conclusion**

18 All pending claims 7-13 and 19-33 are in condition for allowance.  
19 Applicant respectfully requests reconsideration and prompt issuance of the subject  
20 application. If any issues remain that prevent issuance of this application, the  
21 Examiner is urged to contact the undersigned attorney before issuing a subsequent  
22 Action.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25

Respectfully submitted,

Dated: 7/31/2003

By:   
William J. Breen III  
Reg. No. 45,313  
(509) 324-9256 ext. 249

Attachment: Replacement Sheet of FIG. 13.  
Annotated Sheet Showing Changes